System Verilog														
Course Code 20EC4702B					Year			IV	Semester			Ι		
CourseProfessional						ECE	Semester			1				
Category	7	Elective-IV			Bran	Branch			Course Type			Th	heory	
Credits	3			L-T-P			3-0-0	Prerequisites 1				Nil		
Continuo	ous				Semester					_		11		
Internal	30			End			70	Total			1	100		
Evaluati				Evaluation:				Marks:						
	Course Outcomes													
Upon successful completion of the course, the student will be able to														
CO1 Student should be able to implement basiic assertions using system Verilog(L3)														
CO2 Student should be able to develop more complex SVAs using system														
Verilog(L6)														
CO3 Student should be able to develop a UVM testbench with basic features(L6)														
CO4 Student should be able to develop a UVM Configuration(L6)														
Mapping of course outcomes with Program outcomes (CO/ PO/PSO Matrix)														
Note: 1- Weak correlation 2-Medium correlation 3-Strong correlation * - Average value indicates course correlation strength with mapped PO														
	verage PO	PO	PO	PO	PO	PO PO	lon s PC	-	PO	PO	PO PO	РО	PSO	PSO
COs	1	2	3	4	5	6	7		9	10	11	12	1	2
CO1	3	3	2	2	3								3	1
CO2	2	3	2	2	3								3	1
CO3	3	2	2	2	3								3	1
CO3	3	2	2	2	3								3	1
Average*	5	2	2	4	5								5	1
(Rounded	3	3	2	2	3								3	1
to nearest	3	3	4	4	5								3	1
integer)														
						Syll	ohu	IC.						
Unit	Con	tents				Syn	avu	15					Man	ned
No.	Contents											Mapped CO		
	SVA	A – I:	Imme	diate	assert	ions. (Con	current	assert	ions. I	mplic	ation		
								lapped						
Ι	-							d non-	-				CO	1
								d repet						
	iff					0				1				
		A – 1	II: P	roper	ty blo	cks.	Sea	uences	, Seau	lence	oper	ators.		[
II				-	erized		-	ty an	-	quence	-	ocks,	CO	2
		trollin				I - 2	1	5		1		~,		
						RCHI	ТЕ	CTUR	E: Int	roducti	on.	UVM	~~~	
III	components, UVM phases and the UVM flow. UVM Factory											CO3,		
IV	UVM METHODOLOGY: Modeling UVM transactions using CO3											3		
	Drivers, Monitors, Sequence_items and Sequences. Virtual													
					-			comm	_					
	1 I			*		-					0	•		

	and exports.									
V	UVMCONFIGURATION & COMPONENTS:UVMCO4Configurationdatabase,UVMConfigurationclasses,Scoreboarding,CoverageMonitor,UVMMessaging									
[Looming Descenary									
Learning Resources Text Books										
1. Ja N 2. S D 3. "U	anic Bergeron, "Writing Testbenches: Functional Verification of HDL Aodels", 2nd Ed., Kluwer Academic Publishers, 2003. Stuart Sutherland, Simon Davidmann and Peter Flake, "System Verilog for Design", 2nd Ed., Springer, 2006. UVM Cookbook" from Mentor Graphics Assertions Writing Guide" from Cadence,2016									
Reference	ce Books									
	erence Verification Methodology User Guide, Version 8.5.11 – Synopsis									

Physical Design														
course Code	20EC4702C		Year		Г	V	Semester			Ι				
Cours Catego		Program Elective-IV		Branch		E	CE	Course Type		e	Theory			
Credit	ts	3			L-T-	3-(0-0	Prerequisites				Nil		
Continuous Internal Evaluation		30		Semester End Evaluation			0	Total Marks			100			
Course Outcomes														
Upon successful completion of the course, the student will be able toCO1Perform IO Design, Floorplan, Power Mesh, Place and Route of a small Design														
COI Perform IO Design, Floorplan, Power Mesh, Place and Route of a small Design														
CO2	CO2 Build a clock tree meeting skew and transition requirements													
CO3	3 Understand and fix the timing violations at different stages													
	CO4 Handle Congestion issues at various stages for a given die size													
CO5	CO5 Understand the Stick plan and layout of standard cells													
Mapping of course outcomes with Program outcomes (CO/ PO/PSO Matrix)														
													1.1.3)	
Note: 1- Weak correlation 2-Medium correlation 3-Strong correlation * - Average value indicates course correlation strength with mapped PO														
COs	PO 1	РО 2	PO 3	PO 4	PO 5	PO 6	РО 7	PO 8	PO 9	PO 10	РО 11	PO 12	PSO 1	PSO 2
CO1	3	3	2	2	3								3	1
CO2	2	3	2	2	3								3	1
CO3	3	2	2	2	3								3	1
CO4	3	2	2	2	3								3	1
CO5	3	2	2	2	3								3	1
Averag e*														
e* (Round														
ed to	3	2	2	2	3								3	1
nearest														
integer)														
						C -	,]]_L	16]
Unit	Syllabus Contents Mapped													
No.	Contents Napped CO													
I	INTRODUCTION TO CMOS CIRCUITS AND LIBRARIES CO1													
	CMOS circuits - CMOS fabrication process, Transistor Layout,													
	Design rules, Stick diagrams, Spice files, Technology trends.													
	Transistor sizing, Latch-up and its Prevention techniques.													
	Libraries: - Technology files, Standard cells, Input-Output pads, library characterization													