

## DIGITAL DESIGN USING VERILOG HDL

<b>Course Code</b>	20EC5501	<b>Year</b>	III	<b>Semester</b>	I
<b>Course Category</b>	MINOR	<b>Branch</b>	ECE	<b>Course Type</b>	Theory
<b>Credits</b>	4	<b>L-T-P</b>	3-1-0	<b>Prerequisites</b>	Digital Logic Design
<b>Continuous Internal Evaluation:</b>	30	<b>Semester End Evaluation:</b>	70	<b>Total Marks:</b>	100

---

<b>Course Outcomes</b>	
Upon successful completion of the course, the student will be able to	
<b>CO1</b>	Understand the language constructs and programming fundamentals of Verilog HDL. (L2)
<b>CO2</b>	Choose the suitable abstraction level for a particular digital design (L3).
<b>CO3</b>	Construct Combinational and sequential circuits in different modelling styles using Verilog HDL (L3).
<b>CO4</b>	Analyse and Verify the functionality of digital circuits/systems using test benches (L4).

---

<b>Mapping of course outcomes with Program outcomes (CO/ PO/PSO Matrix)</b>														
Note: 1- Weak correlation    2-Medium correlation    3-Strong correlation														
* - Average value indicates course correlation strength with mapped PO														
COs	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO 10	PO 11	PO 12	PSO 1	PSO 2
<b>CO1</b>	2									2				
<b>CO2</b>	2									2				
<b>CO3</b>	2								2	2		2		2
<b>CO4</b>		3							2	2		2		2
Average* (Rounded to nearest integer)	2	3							2	2		2		2

<b>Syllabus</b>		
Unit No.	Contents	Mapped CO
I	<b>Introduction to Verilog HDL:</b> Verilog as HDL, Levels of Design Description, Concurrency, Program structure, Top-down and Bottom-up design methodology, differences between modules and module instances, parts of a simulation, design block, stimulus block, Verilog Data types and Operators, system tasks, compiler directives.0	CO1, CO2
II	<b>Gate-Level Modelling:</b> Modelling using basic Verilog gate Primitives,	CO1,

	Description of and/or and buf/not type gates, rise, fall and turn-off delays, min, max, and typical delays, Design of Decoders, Multiplexers, Flip-flops, Registers & Counters in Gate-level Modelling.	CO3
III	<b>Dataflow Modelling:</b> Continuous assignments, Delay specification, expressions, operators, Design of Decoders, Multiplexers, Flip-flops, Registers & Counters in dataflow model.	CO1, CO3
IV	<b>Behavioral Modelling: Procedural Assignments,</b> Initial and always blocks, blocking and non-blocking statements, delay control, conditional statements, Multiway branching, loops, sequential and parallel blocks, Design of Decoders, Multiplexers, Flip-flops, Registers & Counters in Behavioral model.	CO1, CO3
V	<b>Components Test and Verification:</b> Test Bench - Combinational Circuits Testing, Sequential Circuits Testing, Test Bench Techniques, Design Verification, Assertion Verification.	CO1, CO4

---

<b>Learning Resources</b>	
<b>Text Books</b>	
1. Samir Palnitkar-Verilog HDL: A Guide to Digital Design and Synthesis, Pearson Education, 2 <sup>nd</sup> Ed., 2009.	
2. Michel D. Ciletti- Advanced Digital Design with Verilog HDL, 2 <sup>nd</sup> Ed., PHI, 2009	
<b>Reference Books</b>	
1 Padmanabhan, Tripura Sundari -Design through Verilog HDL, Wiley, 2016	
2. S.Brown, Zvonko – Vranesic, Fundamentals of Digital Logic with Verilog Design, TMH, 3 <sup>rd</sup> Ed., 2014.	
<b>e- Resources</b>	
1. <a href="http://www.ece.ubc.ca/~saifz/eece256.html">http://www.ece.ubc.ca/~saifz/eece256.html</a>	
2. <a href="http://nptel.iitm.ac.in/courses/Webcourse-contents/IIT%20Guwahati/digital_circuit/frame/index.html">http://nptel.iitm.ac.in/courses/Webcourse-contents/IIT%20Guwahati/digital_circuit/frame/index.html</a>	

---