**Hardwired Control Unit:**
When the control signals are generated by hardware using conventional logic design techniques, the control unit is said to be hardwired.

**Micro programmed control unit:**
A control unit whose binary control variables are stored in memory is called a micro programmed control unit.

**Dynamic microprogramming:**
A more advanced development known as dynamic microprogramming permits a microprogram to be loaded initially from an auxiliary memory such as a magnetic disk. Control units that use dynamic microprogramming employ a writable control memory. This type of memory can be used for writing.

**Control Memory:**
Control Memory is the storage in the microprogrammed control unit to store the microprogram.

**Writeable Control Memory:**
Control Storage whose contents can be modified, allow the change in microprogram and Instruction set can be changed or modified is referred as Writeable Control Memory.

**Control Word:**
The control variables at any given time can be represented by a control word string of 1’s and 0's called a control word.

**Microoperation, Microinstruction, Micro program, Microcode.**

**Microoperations:**
- In computer central processing units, micro-operations (also known as a micro-ops or μops) are detailed low-level instructions used in some designs to implement complex machine instructions (sometimes termed macro-instructions in this context).

**Micro instruction:**
- A symbolic microprogram can be translated into its binary equivalent by means of an assembler.
- Each line of the assembly language microprogram defines a symbolic microinstruction.
- Each symbolic microinstruction is divided into five fields: label, microoperations, CD, BR, and AD.
**Micro program:**
- A sequence of microinstructions constitutes a microprogram.
- Since alterations of the microprogram are not needed once the control unit is in operation, the control memory can be a read-only memory (ROM).
- ROM words are made permanent during the hardware production of the unit.
- The use of a micro program involves placing all control variables in words of ROM for use by the control unit through successive read operations.
- The content of the word in ROM at a given address specifies a microinstruction.

**Microcode:**
- Microinstructions can be saved by employing subroutines that use common sections of microcode.
- For example, the sequence of micro operations needed to generate the effective address of the operand for an instruction is common to all memory reference instructions.
- This sequence could be a subroutine that is called from within many other routines to execute the effective address computation.

**Organization of micro programmed control unit**
- The general configuration of a micro-programmed control unit is demonstrated in the block diagram of Figure 4.1.
- The control memory is assumed to be a ROM, within which all control information is permanently stored.

**Figure 4.1: Micro-programmed control organization**
- The control memory address register specifies the address of the microinstruction, and the control data register holds the microinstruction read from memory.
- The microinstruction contains a control word that specifies one or more microoperations for the data processor. Once these operations are executed, the control must determine the next address.
- The location of the next microinstruction may be the one next in sequence, or it may be located somewhere else in the control memory.
While the microoperations are being executed, the next address is computed in the next address generator circuit and then transferred into the control address register to read the next microinstruction.

Thus a microinstruction contains bits for initiating microoperations in the data processor part and bits that determine the address sequence for the control memory.

The next address generator is sometimes called a micro-program sequencer, as it determines the address sequence that is read from control memory.

Typical functions of a micro-program sequencer are incrementing the control address register by one, loading into the control address register an address from control memory, transferring an external address, or loading an initial address to start the control operations.

The control data register holds the present microinstruction while the next address is computed and read from memory.

The data register is sometimes called a pipeline register.

It allows the execution of the microoperations specified by the control word simultaneously with the generation of the next microinstruction.

This configuration requires a two-phase clock, with one clock applied to the address register and the other to the data register.

The main advantage of the micro programmed control is the fact that once the hardware configuration is established; there should be no need for further hardware or wiring changes.

If we want to establish a different control sequence for the system, all we need to do is specify a different set of microinstructions for control memory.

Address Sequencing

Microinstructions are stored in control memory in groups, with each group specifying a routine.

To appreciate the address sequencing in a micro-program control unit, let us specify the steps that the control must undergo during the execution of a single computer instruction.

Step-1:

An initial address is loaded into the control address register when power is turned on in the computer.

This address is usually the address of the first microinstruction that activates the instruction fetch routine.

The fetch routine may be sequenced by incrementing the control address register through the rest of its microinstructions.

At the end of the fetch routine, the instruction is in the instruction register of the computer.
Step-2:
- The control memory next must go through the routine that determines the effective address of the operand.
- A machine instruction may have bits that specify various addressing modes, such as indirect address and index registers.
- The effective address computation routine in control memory can be reached through a branch microinstruction, which is conditioned on the status of the mode bits of the instruction.
- When the effective address computation routine is completed, the address of the operand is available in the memory address register.

Step-3:
- The next step is to generate the microoperations that execute the instruction fetched from memory.
- The microoperation steps to be generated in processor registers depend on the operation code part of the instruction.
- Each instruction has its own micro-program routine stored in a given location of control memory.
- The transformation from the instruction code bits to an address in control memory where the routine is located is referred to as a mapping process.
- A mapping procedure is a rule that transforms the instruction code into a control memory address.

Step-4:
- Once the required routine is reached, the microinstructions that execute the instruction may be sequenced by incrementing the control address register.
- Micro-programs that employ subroutines will require an external register for storing the return address.
- Return addresses cannot be stored in ROM because the unit has no writing capability.
- When the execution of the instruction is completed, control must return to the fetch routine.
- This is accomplished by executing an unconditional branch microinstruction to the first address of the fetch routine.

In summary, the address sequencing capabilities required in a control memory are:
1. Incrementing of the control address register.
2. Unconditional branch or conditional branch, depending on status bit conditions.
3. A mapping process from the bits of the instruction to an address for control memory.
4. A facility for subroutine call and return.
selection of address for control memory

- Above figure 4.2 shows a block diagram of a control memory and the associated hardware needed for selecting the next microinstruction address.
- The microinstruction in control memory contains a set of bits to initiate microoperations in computer registers and other bits to specify the method by which the next address is obtained.
- The diagram shows four different paths from which the control address register (CAR) receives the address.
- The incrementer increments the content of the control address register by one, to select the next microinstruction in sequence.
- Branching is achieved by specifying the branch address in one of the fields of the microinstruction.
- Conditional branching is obtained by using part of the microinstruction to select a specific status bit in order to determine its condition.
- An external address is transferred into control memory via a mapping logic circuit.
- The return address for a subroutine is stored in a special register whose value is then used when the micro-program wishes to return from the subroutine.
The branch logic of figure 4.2 provides decision-making capabilities in the control unit.

The status conditions are special bits in the system that provide parameter information such as the carry-out of an adder, the sign bit of a number, the mode bits of an instruction, and input or output status conditions.

The status bits, together with the field in the microinstruction that specifies a branch address, control the conditional branch decisions generated in the branch logic.

A 1 output in the multiplexer generates a control signal to transfer the branch address from the microinstruction into the control address register.

A 0 output in the multiplexer causes the address register to be incremented.

### Mapping of an Instruction

A special type of branch exists when a microinstruction specifies a branch to the first word in control memory where a microprogram routine for an instruction is located.

The status bits for this type of branch are the bits in the operation code part of the instruction.

For example, a computer with a simple instruction format as shown in figure 4.3 has an operation code of four bits which can specify up to 16 distinct instructions.

Assume further that the control memory has 128 words, requiring an address of seven bits.

One simple mapping process that converts the 4-bit operation code to a 7-bit address for control memory is shown in figure 4.3.

This mapping consists of placing a 0 in the most significant bit of the address, transferring the four operation code bits, and clearing the two least significant bits of the control address register.

This provides for each computer instruction a microprogram routine with a capacity of four microinstructions.

If the routine needs more than four microinstructions, it can use addresses 1000000 through 1111111. If it uses fewer than four microinstructions, the unused memory locations would be available for other routines.

---

**Figure 4.3: Mapping from instruction code to microinstruction address**

- **Machine Instruction**: 1011
- **Mapping bits**: 0 xx xx 0 0
- **MicroInstruction address**: 0101100

One can extend this concept to a more general mapping rule by using a ROM to specify the mapping function.

The contents of the mapping ROM give the bits for the control address register.
In this way the microprogram routine that executes the instruction can be placed in any desired location in control memory.

The mapping concept provides flexibility for adding instructions for control memory as the need arises.

**Computer Hardware Configuration**

The block diagram of the computer is shown in Figure 4.4. It consists of

1. **Two memory units:**
   - Main memory -> for storing instructions and data, and
   - Control memory -> for storing the microprogram.

2. **Six Registers:**
   - Processor unit register: AC(accumulator), PC(Program Counter), AR(Address Register), DR(Data Register)
   - Control unit register: CAR (Control Address Register), SBR(Subroutine Register)

3. **Multiplexers:**
   - The transfer of information among the registers in the processor is done through multiplexers rather than a common bus.

4. **ALU:**
   - The arithmetic, logic, and shift unit performs microoperations with data from AC and DR and places the result in AC.

---

**Figure 4.4: Computer hardware configuration**

The block diagram of the computer is shown in Figure 4.4. It consists of

1. **Two memory units:**
   - Main memory -> for storing instructions and data, and
   - Control memory -> for storing the microprogram.

2. **Six Registers:**
   - Processor unit register: AC(accumulator), PC(Program Counter), AR(Address Register), DR(Data Register)
   - Control unit register: CAR (Control Address Register), SBR(Subroutine Register)

3. **Multiplexers:**
   - The transfer of information among the registers in the processor is done through multiplexers rather than a common bus.

4. **ALU:**
   - The arithmetic, logic, and shift unit performs microoperations with data from AC and DR and places the result in AC.
- DR can receive information from AC, PC, or memory.
- AR can receive information from PC or DR.
- PC can receive information only from AR.
- Input data written to memory come from DR, and data read from memory can go only to DR.

**Microinstruction Format**

The microinstruction format for the control memory is shown in figure 4.5. The 20 bits of the microinstruction are divided into four functional parts as follows:

1. The three fields F1, F2, and F3 specify microoperations for the computer.
   
   The microoperations are subdivided into three fields of three bits each. The three bits in each field are encoded to specify seven distinct microoperations. This gives a total of 21 microoperations.

2. The CD field selects status bit conditions.

3. The BR field specifies the type of branch to be used.

4. The AD field contains a branch address. The address field is seven bits wide, since the control memory has 128 = 2^7 words.

![Figure 4.5: Microinstruction Format](image)

- As an example, a microinstruction can specify two simultaneous microoperations from F2 and F3 and none from F1.
  
  DR □ M[AR] with F2 = 100
  
  PC □ PC + 1 with F3 = 101

- The nine bits of the microoperation fields will then be 000 100 101.

- The CD (condition) field consists of two bits which are encoded to specify four status bit conditions as listed in Table 4.1.

<table>
<thead>
<tr>
<th>CD</th>
<th>Condition</th>
<th>Symbol</th>
<th>Comments</th>
</tr>
</thead>
<tbody>
<tr>
<td>00</td>
<td>Always = 1</td>
<td>U</td>
<td>Unconditional branch</td>
</tr>
<tr>
<td>01</td>
<td>DR(15)</td>
<td>I</td>
<td>Indirect address bit</td>
</tr>
<tr>
<td>10</td>
<td>AC(15)</td>
<td>S</td>
<td>Sign bit of AC</td>
</tr>
<tr>
<td>11</td>
<td>AC = 0</td>
<td>Z</td>
<td>Zero value in AC</td>
</tr>
</tbody>
</table>

Table 4.1: Condition Field

- The BR (branch) field consists of two bits. It is used, in conjunction with the address field AD, to choose the address of the next microinstruction shown in Table 4.2.
Each line of the assembly language microprogram defines a symbolic microinstruction. Each symbolic microinstruction is divided into five fields: label, microoperations, CD, BR, and AD. The fields specify the following Table 4.3.

<table>
<thead>
<tr>
<th>BR</th>
<th>Symbol</th>
<th>Function</th>
</tr>
</thead>
</table>
| 00 | JMP    | CAR ← AD if condition = 1  
 |     |        | CAR ← CAR + 1 if condition = 0  |
| 01 | CALL   | CAR ← AD, SBR ← CAR + 1 if condition = 1  
 |     |        | CAR ← CAR + 1 if condition = 0  |
| 10 | RET    | CAR ← SBR (Return from subroutine) |
| 11 | MAP    | CAR(2-5) ← DR(11-14), CAR(0,1,6) ← 0 |

Table 4.2: Branch Field

Symbolic Microinstruction.

- Each line of the assembly language microprogram defines a symbolic microinstruction.
- Each symbolic microinstruction is divided into five fields: label, microoperations, CD, BR, and AD. The fields specify the following Table 4.3.

<table>
<thead>
<tr>
<th>1. Label</th>
<th>The label field may be empty or it may specify a symbolic address. A label is terminated with a colon (:).</th>
</tr>
</thead>
<tbody>
<tr>
<td>2. Microoperations</td>
<td>It consists of one, two, or three symbols, separated by commas, from those defined in Table 5.3. There may be no more than one symbol from each F field. The NOP symbol is used when the microinstruction has no microoperations. This will be translated by the assembler to nine zeros.</td>
</tr>
<tr>
<td>3. CD</td>
<td>The CD field has one of the letters U, I, S, or Z.</td>
</tr>
<tr>
<td>4. BR</td>
<td>The BR field contains one of the four symbols defined in Table 5.2.</td>
</tr>
</tbody>
</table>
| 5. AD | The AD field specifies a value for the address field of the microinstruction in one of three possible ways:  
 | i. With a symbolic address, this must also appear as a label.  
 | ii. With the symbol NEXT to designate the next address in sequence.  
 | iii. When the BR field contains a RET or MAP symbol, the AD field is left empty and is converted to seven zeros by the assembler. |

Table 4.3: Symbolic Microinstruction
Microprogrammed control

Microprogrammed sequencer:

- The basic components of a microprogrammed control unit are the control memory and the circuits that select the next address.
- The address selection part is called a microprogram sequencer.
- A microprogram sequencer can be constructed with digital functions to suit a particular application.
- To guarantee a wide range of acceptability, an integrated circuit sequencer must provide an internal organization that can be adapted to a wide range of applications.
- The purpose of a microprogram sequencer is to present an address to the control memory so that a microinstruction may be read and executed.
- Commercial sequencers include within the unit an internal register stack used for temporary storage of addresses during microprogram looping and subroutine calls.
- Some sequencers provide an output register which can function as the address register for the control memory.
- The block diagram of the microprogram sequencer is shown in figure 4.6.
- There are two multiplexers in the circuit.
- The first multiplexer selects an address from one of four sources and routes it into a control address register CAR.
- The second multiplexer tests the value of a selected status bit and the result of the test is applied to an input logic circuit.
- The output from CAR provides the address for the control memory.
- The content of CAR is incremented and applied to one of the multiplexer inputs and to the subroutine registers SBR.
- The other three inputs to multiplexer 1 come from the address field of the present microinstruction, from the output of SBR, and from an external source that maps the instruction.
- Although the figure 4.6 shows a single subroutine register, a typical sequencer will have a register stack about four to eight levels deep. In this way, a number of subroutines can be active at the same time.
- The CD (condition) field of the microinstruction selects one of the status bits in the second multiplexer.
- If the bit selected is equal to 1, the T (test) variable is equal to 1; otherwise, it is equal to 0.
- The T value together with the two bits from the BR (branch) field goes to an input logic circuit.
- The input logic in a particular sequencer will determine the type of operations that are available in the unit.
Figure 4.6: Microprogram Sequencer for a control memory

Input Logic: Truth Table

<table>
<thead>
<tr>
<th>BR</th>
<th>Input</th>
<th>MUX 1</th>
<th>Load SBR</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>I1</td>
<td>I0</td>
<td>T</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>00</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>01</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>0</td>
<td>X</td>
</tr>
<tr>
<td>11</td>
<td>1</td>
<td>1</td>
<td>X</td>
</tr>
</tbody>
</table>
Table 4.4: Input Logic Truth Table for Microprogram Sequencer

<table>
<thead>
<tr>
<th>Boolean Function:</th>
</tr>
</thead>
<tbody>
<tr>
<td>[ S_0 = I_0 ]</td>
</tr>
<tr>
<td>[ S_1 = I_0I_1 + I_0'T ]</td>
</tr>
<tr>
<td>[ L = I_0'I_1'T ]</td>
</tr>
</tbody>
</table>

- Typical sequencer operations are: increment, branch or jump, call and return from subroutine, load an external address, push or pop the stack, and other address sequencing operations.
- With three inputs, the sequencer can provide up to eight address sequencing operations.
- Some commercial sequencers have three or four inputs in addition to the T input and thus provide a wider range of operations.

Central Processing Unit

General Register Organization:

The Central Processing Unit (CPU) is called the brain of the computer that performs data-processing operations. Figure 3.1 shows the three major parts of CPU.

Intermediate data is stored in the register set during the execution of the instructions. The microoperations required for executing the instructions are performed by the arithmetic logic unit whereas the control unit takes care of transfer of information among the registers and guides the ALU. The control unit services the transfer of information among the registers and instructs the ALU about which operation is to be performed. The computer instruction set is meant for providing the specifications for the design of the CPU. The design of the CPU largely, involves choosing the hardware for implementing the machine instructions.

The need for memory locations arises for storing pointers, counters, return address, temporary results and partial products. Memory access consumes the most of the time off an operation in a computer. It is more convenient and more efficient to store these intermediate values in processor registers.
A common bus system is employed to contact registers that are included in the CPU in a large number. Communications between registers is not only for direct data transfer but also for performing various micro-operations. A bus organization for such CPU register shown in Figure 3.2, is connected to two multiplexers (MUX) to form two buses A and B. The selected lines in each multiplexers select one register of the input data for the particular bus.

OPERATION OF CONTROL UNIT:
The control unit directs the information flow through ALU by:
- Selecting various Components in the system
- Selecting the Function of ALU

Example: R1 ← R2 + R3
1] MUX A selector (SELA): BUS A ← R2
2] MUX B selector (SELB): BUS B ← R3
3] ALU operation selector (OPR): ALU to ADD
4] Decoder destination selector (SELD): R1 ← Out Bus

Control Word
Encoding of register selection fields

<table>
<thead>
<tr>
<th>Binary Code</th>
<th>SELA</th>
<th>SELB</th>
<th>SELD</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>Input</td>
<td>Input</td>
<td>None</td>
</tr>
<tr>
<td>001</td>
<td>R1</td>
<td>R1</td>
<td>R1</td>
</tr>
<tr>
<td>010</td>
<td>R2</td>
<td>R2</td>
<td>R2</td>
</tr>
<tr>
<td>011</td>
<td>R3</td>
<td>R3</td>
<td>R3</td>
</tr>
<tr>
<td>100</td>
<td>R4</td>
<td>R4</td>
<td>R4</td>
</tr>
<tr>
<td>101</td>
<td>R5</td>
<td>R5</td>
<td>R5</td>
</tr>
<tr>
<td>110</td>
<td>R6</td>
<td>R6</td>
<td>R6</td>
</tr>
<tr>
<td>111</td>
<td>R7</td>
<td>R7</td>
<td>R7</td>
</tr>
</tbody>
</table>

Encoding of ALU operations

<table>
<thead>
<tr>
<th>OPR</th>
<th>Select</th>
<th>Operation</th>
<th>Symbol</th>
</tr>
</thead>
<tbody>
<tr>
<td>00000</td>
<td>Transfer A</td>
<td>TSFA</td>
<td></td>
</tr>
<tr>
<td>00001</td>
<td>Increment A</td>
<td>INCA</td>
<td></td>
</tr>
<tr>
<td>00010</td>
<td>ADD A + B</td>
<td>ADD</td>
<td></td>
</tr>
<tr>
<td>00101</td>
<td>Subtract A - B</td>
<td>SUB</td>
<td></td>
</tr>
<tr>
<td>00110</td>
<td>Decrement A</td>
<td>DECA</td>
<td></td>
</tr>
<tr>
<td>01000</td>
<td>AND A and B</td>
<td>AND</td>
<td></td>
</tr>
<tr>
<td>01010</td>
<td>OR A and B</td>
<td>OR</td>
<td></td>
</tr>
<tr>
<td>01100</td>
<td>XOR A and B</td>
<td>XOR</td>
<td></td>
</tr>
<tr>
<td>01110</td>
<td>Complement A</td>
<td>COMA</td>
<td></td>
</tr>
<tr>
<td>10000</td>
<td>Shift right A</td>
<td>SHRA</td>
<td></td>
</tr>
<tr>
<td>11000</td>
<td>Shift left A</td>
<td>SHLA</td>
<td></td>
</tr>
</tbody>
</table>

Examples of ALU Microoperations

Symbolic Designation

<table>
<thead>
<tr>
<th>Microoperation</th>
<th>SELA</th>
<th>SELB</th>
<th>SELD</th>
<th>OPR</th>
<th>Control Word</th>
</tr>
</thead>
</table>
**Stack organization:**

- A stack is a storage device that stores information in such a manner that the item stored last is the first item retrieved.
- The stack in digital computers is essentially a memory unit with an address register that can count only. The register that holds the address for the stack is called a stack pointer (SP) because its value always points at the top item in the stack.
- The physical registers of a stack are always available for reading or writing. It is the content of the word that is inserted or deleted.

**Register stack:**

- A stack can be placed in a portion of a large memory or it can be organized as a collection of a finite number of memory words or registers. Figure shows the organization of a 64-word register stack.
- The stack pointer register SP contains a binary number whose value is equal to the address of the word that is currently on top of the stack. Three items are placed in the stack: A, B, and C, in that order. Item C is on top of the stack so that the content of SP is now 3.

---

```
R1 ← R2 - R3    R2    R3    R1    SUB   010 011 001 00101
R4 ← R4 ∨ R5    R4    R5    R4    OR    100 101 100 01010
R6 ←  R6 + 1    R6    -    R6    INCA  110 000 110 00001
R7 ←  R1        R1    -    R7    TSFA  001 000 111 00000
Output ← R2     R2    -    None  TSFA  010 000 000 00000
Output ← Input  Input  -    None  TSFA  000 000 000 00000
R4 ←  shl R4    R4    -    R4    SHLA 100 000 100 11000
R5 ←  0         R5    R5    R5    XOR  101 101 101 01100
```
To remove the top item, the stack is popped by reading the memory word at address 3 and decrementing the content of SP. Item B is now on top of the stack since SP holds address 2.

To insert a new item, the stack is pushed by incrementing SP and writing a word in the next-higher location in the stack.

In a 64-word stack, the stack pointer contains 6 bits because $2^6 = 64$.

Since SP has only six bits, it cannot exceed a number greater than 63 (111111 in binary). When 63 are incremented by 1, the result is 0 since 111111 + 1 = 1000000 in binary, but SP can accommodate only the six least significant bits.

Similarly, when 000000 is decremented by 1, the result is 111111. The one-bit register FULL is set to 1 when the stack is full, and the one-bit register EMTY is set to 1 when the stack is empty of items.

DR is the data register that holds the binary data to be written into or read out of the stack.

**PUSH:**

If the stack is not full (FULL =0), a new item is inserted with a push operation. The push operation consists of the following sequences of microoperations:

- SP ← SP + 1  
  Increment stack pointer
- M [SP] ← DR  
  WRITE ITEM ON TOP OF THE STACK
- IF (SP = 0) then (FULL ← 1)  
  Check if stack is full
- EMTY ← 0  
  Mark the stack not empty

The stack pointer is incremented so that it points to the address of next-higher word. A memory write operation inserts the word from DR into the top of the stack.

SP holds the address of the top of the stack and that M[SP] denotes the memory word specified by the address presently available in SP.

The first item stored in the stack is at address 1. The last item is stored at address 0. If SP reaches 0, the stack is full of items, so FULL is set to 1. This condition is reached if the top item prior to the last push was in location 63 and, after incrementing SP, the last item is stored in location 0.

Once an item is stored in location 0, there are no more empty registers in the stack. If an item is written in the stack, obviously the stack cannot be empty, so EMTY is cleared to 0.

**POP:**

A new item is deleted from the stack if the stack is not empty (if EMTY = 0). The pop operation consists of the following sequences of microoperations:

- DR ← M [SP]  
  Read item on top of the stack
- SP ← SP - 1  
  Decrement stack pointer
- IF (SP = 0) then (EMTY ← 1)  
  Check if stack is empty
- FULL ← 0  
  Mark the stack not full
• The top item is read from the stack into DR. The stack pointer is then decremented. If its value reaches zero, the stack is empty, so EMTY is set to 1.

• This condition is reached if the item read was in location 1.
• Once this item is read out, SP is decremented and reaches the value 0, which is the initial value of SP. If a pop operation reads the item from location 0 and then SP is decremented, SP is changes to 111111, which is equivalent to decimal 63.
• In this configuration, the word in address 0 receives the last item in the stack. Note also that an erroneous operation will result if the stack is pushed when FULL = 1 or popped when EMTY = 1.

---

Memory Stack.

---

Figure 5.2: Computer memory with program, data, and stack segments

• The implementation of a stack in the CPU is done by assigning a portion of memory to a stack operation and using a processor register as a stack pointer.

• Figure 5.2 shows a portion of computer memory partitioned into three segments: program, data, and stack.

• The program counter PC points at the address of the next instruction in the program which is used during the fetch phase to read an instruction.
The address registers AR points at an array of data which is used during the execute phase to read an operand.

The stack pointer SP points at the top of the stack which is used to push or pop items into or from the stack.

The three registers are connected to a common address bus, and either one can provide an address for memory.

As shown in Figure 5.2, the initial value of SP is 4001 and the stack grows with decreasing addresses. Thus the first item stored in the stack is at address 4000, the second item is stored at address 3999, and the last address that can be used for the stack is 3000.

We assume that the items in the stack communicate with a data register DR.

**PUSH**

- A new item is inserted with the push operation as follows:
  
  SP ← SP - 1
  M[SP] ← DR

- The stack pointer is decremented so that it points at the address of the next word.
- A memory write operation inserts the word from DR into the top of the stack.

**POP**

- A new item is deleted with a pop operation as follows:
  
  DR ← M[SP]
  SP ← SP + 1

- The top item is read from the stack into DR.
- The stack pointer is then incremented to point at the next item in the stack.
- The two microoperations needed for either the push or pop are (1) an access to memory through SP, and (2) updating SP.
- Which of the two microoperations is done first and whether SP is updated by incrementing or decrementing depends on the organization of the stack.
- In figure 5.2 the stack grows by decreasing the memory address. The stack may be constructed to grow by increasing the memory also.
- The advantage of a memory stack is that the CPU can refer to it without having to specify an address, since the address is always available and automatically updated in the stack pointer.

**Instruction formats:**

Instruction fields:

OP-code field - specifies the operation to be performed
Address field - designates memory address(s) or a processor register(s)
Mode field - specifies the way the operand or the effective address is determined.

The number of address fields in the instruction format depends on the internal organization of CPU.
The three most common CPU organizations:

**Single accumulator organization:**
```
ADD    X       /* AC ← AC + M[X] */
```

**General register organization:**
```
ADD    R1, R2, R3   /* R1 ← R2 + R3 */
ADD    R1, R2       /* R1 ← R1 + R2 */
MOV    R1, R2       /* R1 ← R2 */
ADD    R1, X        /* R1 ← R1 + M[X] */
```

**Stack organization:**
```
PUSH   X       /* TOS ← M[X] */
ADD
```

**Three-Address Instructions:**

Program to evaluate \( X = (A + B) \times (C + D) \):
```
ADD    R1, A, B    /* R1 ← M[A] + M[B] */
ADD    R2, C, D    /* R2 ← M[C] + M[D] */
MUL    X, R1, R2   /* M[X] ← R1 \times R2 */
```

- Results in short programs
- Instruction becomes long (many bits)

**Two-Address Instructions:**

Program to evaluate \( X = (A + B) \times (C + D) \):
```
MOV    R1, A       /* R1 ← M[A] */
ADD    R1, B       /* R1 ← R1 + M[B] */
MOV    R2, C       /* R2 ← M[C] */
ADD    R2, D       /* R2 ← R2 + M[D] */
MUL    R1, R2      /* R1 ← R1 \times R2 */
MOV    X, R1       /* M[X] ← R1 */
```
ADDRESSING MODES:

* Specifies a rule for interpreting or modifying the address field of the instruction (before the operand is actually referenced)

* Variety of addressing modes
  - to give programming flexibility to the user
  - to use the bits in the address field of the instruction efficiently

TYPES OF ADDRESSING MODES:

**Implied Mode**
Address of the operands are specified implicitly in the definition of the instruction
- No need to specify address in the instruction
- \( EA = AC \), or \( EA = Stack[SP] \), \( EA: \) Effective Address.

**Immediate Mode**
Instead of specifying the address of the operand, operand itself is specified
- No need to specify address in the instruction
  - However, operand itself needs to be specified
  - Sometimes, require more bits than the address
  - Fast to acquire an operand

**Register Mode**
Address specified in the instruction is the register address
- Designated operand need to be in a register
- Shorter address than the memory address
- Saving address field in the instruction
- Faster to acquire an operand than the memory addressing
- \( EA = IR(R) \) (IR(R): Register field of IR)
Register Indirect Mode
Instruction specifies a register which contains the memory address of the operand
- Saving instruction bits since register address is shorter than the memory address
- Slower to acquire an operand than both the register addressing or memory addressing
- EA = [IR(R)] ([x]: Content of x)

Auto-increment or Auto-decrement features:
Same as the Register Indirect, but:
- When the address in the register is used to access memory, the value in the register is incremented
  or decremented by 1 (after or before the execution of the instruction)

Direct Address Mode
Instruction specifies the memory address which can be used directly to the physical memory
- Faster than the other memory addressing modes
- Too many bits are needed to specify the address for a large physical memory space
- EA = IR(address), (IR(address): address field of IR)

Indirect Addressing Mode
The address field of an instruction specifies the address of a memory location that contains the
address of the operand
- When the abbreviated address is used, large physical memory can be addressed with a relatively
  small number of bits
- Slow to acquire an operand because of an additional memory access
- EA = M[IR(address)]

Relative Addressing Modes
The Address fields of an instruction specifies the part of the address (abbreviated address) which
can be used along with a designated register to calculate the address of the operand
PC Relative Addressing Mode (R = PC)
- EA = PC + IR(address)
- Address field of the instruction is short
- Large physical memory can be accessed with a small number of address bits

Indexed Addressing Mode
XR: Index Register:
- EA = XR + IR(address)

Base Register Addressing Mode
BAR: Base Address Register:
- EA = BAR + IR(address)
ADDRESSING MODES - EXAMPLES

<table>
<thead>
<tr>
<th>Addressing Mode</th>
<th>Effective Address</th>
<th>Content of AC</th>
</tr>
</thead>
<tbody>
<tr>
<td>Direct address</td>
<td>500</td>
<td>AC ← (500)</td>
</tr>
<tr>
<td>Immediate operand</td>
<td>-</td>
<td>AC ← 500</td>
</tr>
<tr>
<td>Indirect address</td>
<td>800</td>
<td>AC ← (5500)</td>
</tr>
<tr>
<td>Relative address</td>
<td>702</td>
<td>AC ← (PC+500)</td>
</tr>
<tr>
<td>Indexed address</td>
<td>600</td>
<td>AC ← (XR+500)</td>
</tr>
<tr>
<td>Register</td>
<td>-</td>
<td>AC ← R1</td>
</tr>
<tr>
<td>Register indirect</td>
<td>400</td>
<td>AC ← (R1)</td>
</tr>
<tr>
<td>Autoincrement</td>
<td>400</td>
<td>AC ← (R1)+</td>
</tr>
<tr>
<td>Autodecrement</td>
<td>399</td>
<td>AC ← -(R)</td>
</tr>
</tbody>
</table>

Data Transfer Instructions.

- Data transfer instructions move data from one place in the computer to another without changing the data content.
- The most common transfers are between memory and processor registers, between processor registers and input or output, and between the processor registers themselves.
- The load instruction has been used mostly to designate a transfer from memory to a processor register, usually an accumulator.
- The store instruction designates a transfer from a processor register into memory.
- The move instruction has been used in computers with multiple CPU registers to designate a transfer from one register to another. It has also been used for data transfers between CPU registers and memory or between two memory words.
- The exchange instruction swaps information between two registers or a register and a memory word.
- The input and output instructions transfer data among processor registers and input or output terminals.
- The push and pop instructions transfer data between processor registers and a memory stack.
### Name vs Mnemonic

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load</td>
<td>LD</td>
</tr>
<tr>
<td>Store</td>
<td>ST</td>
</tr>
<tr>
<td>Move</td>
<td>MOV</td>
</tr>
<tr>
<td>Exchange</td>
<td>XCH</td>
</tr>
<tr>
<td>Input</td>
<td>IN</td>
</tr>
<tr>
<td>Output</td>
<td>OUT</td>
</tr>
<tr>
<td>Push</td>
<td>PUSH</td>
</tr>
<tr>
<td>Pop</td>
<td>POP</td>
</tr>
</tbody>
</table>

Data Transfer Instructions with Different Addressing Modes

**DATA TRANSFER INSTRUCTIONS**

Typical Data Transfer Instructions

<table>
<thead>
<tr>
<th>Name</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load</td>
<td>LD</td>
</tr>
<tr>
<td>Store</td>
<td>ST</td>
</tr>
<tr>
<td>Move</td>
<td>MOV</td>
</tr>
<tr>
<td>Exchange</td>
<td>XCH</td>
</tr>
<tr>
<td>Input</td>
<td>IN</td>
</tr>
<tr>
<td>Output</td>
<td>OUT</td>
</tr>
<tr>
<td>Push</td>
<td>PUSH</td>
</tr>
<tr>
<td>Pop</td>
<td>POP</td>
</tr>
</tbody>
</table>

Data Transfer Instructions with Different Addressing Modes

<table>
<thead>
<tr>
<th>Mode</th>
<th>Assembly Convention</th>
<th>Register Transfer</th>
</tr>
</thead>
<tbody>
<tr>
<td>Direct address</td>
<td>LD ADR</td>
<td>AC ← M[ADR]</td>
</tr>
<tr>
<td>Indirect address</td>
<td>LD @ADR</td>
<td>AC ← M[MADR]</td>
</tr>
<tr>
<td>Relative address</td>
<td>LD $ADR</td>
<td>AC ← M[PC +ADR]</td>
</tr>
<tr>
<td>Immediate operand</td>
<td>LD #NBR</td>
<td>AC ← NBR</td>
</tr>
<tr>
<td>Index addressing</td>
<td>LD ADR(X)</td>
<td>AC ← M[ADR + XR]</td>
</tr>
<tr>
<td>Register</td>
<td>LD R1</td>
<td>AC ← R1</td>
</tr>
<tr>
<td>Register indirect</td>
<td>LD (R1)</td>
<td>AC ← M[R1]</td>
</tr>
<tr>
<td>Autoincrement</td>
<td>LD (R1)+</td>
<td>AC ← M[R1], R1 ← R1 + 1</td>
</tr>
<tr>
<td>Autodecrement</td>
<td>LD -(R1)</td>
<td>R1 ← R1 - 1, AC ← M[R1]</td>
</tr>
</tbody>
</table>
DATA MANIPULATION INSTRUCTIONS

Three Basic Types: Arithmetic instructions
Logical and bit manipulation instructions
Shift instructions

Arithmetic Instructions

<table>
<thead>
<tr>
<th>Name</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>Increment</td>
<td>INC</td>
</tr>
<tr>
<td>Decrement</td>
<td>DEC</td>
</tr>
<tr>
<td>Add</td>
<td>ADD</td>
</tr>
<tr>
<td>Subtract</td>
<td>SUB</td>
</tr>
<tr>
<td>Multiply</td>
<td>MUL</td>
</tr>
<tr>
<td>Divide</td>
<td>DIV</td>
</tr>
<tr>
<td>Add with Carry</td>
<td>ADDC</td>
</tr>
<tr>
<td>Subtract with Borrow</td>
<td>SUBB</td>
</tr>
<tr>
<td>Negate(2’s Complement)</td>
<td>NEG</td>
</tr>
</tbody>
</table>

Logical and Bit Manipulation Instructions

<table>
<thead>
<tr>
<th>Name</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clear</td>
<td>CLR</td>
</tr>
<tr>
<td>Complement</td>
<td>COM</td>
</tr>
<tr>
<td>AND</td>
<td>AND</td>
</tr>
<tr>
<td>OR</td>
<td>OR</td>
</tr>
<tr>
<td>Exclusive-OR</td>
<td>XOR</td>
</tr>
<tr>
<td>Clear carry</td>
<td>CLRC</td>
</tr>
<tr>
<td>Set carry</td>
<td>SETC</td>
</tr>
<tr>
<td>Complement carry</td>
<td>COMC</td>
</tr>
<tr>
<td>Enable interrupt</td>
<td>EI</td>
</tr>
<tr>
<td>Disable interrupt</td>
<td>DI</td>
</tr>
</tbody>
</table>

Shift Instructions

<table>
<thead>
<tr>
<th>Name</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>Logical shift right</td>
<td>SHR</td>
</tr>
<tr>
<td>Logical shift left</td>
<td>SHL</td>
</tr>
<tr>
<td>Arithmetic shift right</td>
<td>SHRA</td>
</tr>
<tr>
<td>Arithmetic shift left</td>
<td>SHLA</td>
</tr>
<tr>
<td>Rotate right</td>
<td>ROR</td>
</tr>
<tr>
<td>Rotate left</td>
<td>ROL</td>
</tr>
<tr>
<td>Rotate right thru carry</td>
<td>RORC</td>
</tr>
<tr>
<td>Rotate left thru carry</td>
<td>ROLC</td>
</tr>
</tbody>
</table>

PROGRAM CONTROL INSTRUCTIONS:

- It is sometimes convenient to supplement the ALU circuit in the CPU with a status register where status bit conditions be stored for further analysis. Status bits are also called condition-code bits or flag bits.
- Figure 5.3 shows the block diagram of an 8-bit ALU with a 4-bit status register. The four status bits are symbolized by C, S, Z, and V. The bits are set or cleared as a result of an operation performed in the ALU.

Figure 5.3: Status Register Bits

1. Bit C (carry) is set to 1 if the end carry C8 is 1. It is cleared to 0 if the carry is 0.
2. Bit S (sign) is set to 1 if the highest-order bit F7 is 1. It is set to 0 if set to 0 if the bit is 0.
3. Bit Z (zero) is set to 1 if the output of the ALU contains all 0’s. it is cleared to 0 otherwise. In other words, Z = 1 if the output is zero and Z = 0 if the output is not zero.

4. Bit V (overflow) is set to 1 if the exclusives-OR of the last two carries is equal to 1, and cleared to 0 otherwise. This is the condition for an overflow when negative numbers are in 2’s complement. For the 8-bit ALU, V = 1 if the output is greater than +127 or less than -128.

- The status bits can be checked after an ALU operation to determine certain relationships that exist between the values of A and B.
- If bit V is set after the addition of two signed numbers, it indicates an overflow condition.
- If Z is set after an exclusive-OR operation, it indicates that A = B.
- A single bit in A can be checked to determine if it is 0 or 1 by masking all bits except the bit in question and then checking the Z status bit.

<table>
<thead>
<tr>
<th>Name</th>
<th>Mnemonic</th>
</tr>
</thead>
<tbody>
<tr>
<td>Branch</td>
<td>BR</td>
</tr>
<tr>
<td>Jump</td>
<td>JMP</td>
</tr>
<tr>
<td>Skip</td>
<td>SKP</td>
</tr>
<tr>
<td>Call</td>
<td>CALL</td>
</tr>
<tr>
<td>Return</td>
<td>RTN</td>
</tr>
<tr>
<td>Compare(by - )</td>
<td>CMP</td>
</tr>
<tr>
<td>Test (by AND)</td>
<td>TST</td>
</tr>
</tbody>
</table>

**Program Control Instructions**

CMP and TST instructions do not retain their results of operations(- and AND, respectively). They only set or clear certain Flags.
# CONDITIONAL BRANCH INSTRUCTIONS

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Branch condition</th>
<th>Tested condition</th>
</tr>
</thead>
<tbody>
<tr>
<td>BZ</td>
<td>Branch if zero</td>
<td>Z = 1</td>
</tr>
<tr>
<td>BNZ</td>
<td>Branch if not zero</td>
<td>Z = 0</td>
</tr>
<tr>
<td>BC</td>
<td>Branch if carry</td>
<td>C = 1</td>
</tr>
<tr>
<td>BNC</td>
<td>Branch if no carry</td>
<td>C = 0</td>
</tr>
<tr>
<td>BP</td>
<td>Branch if plus</td>
<td>S = 0</td>
</tr>
<tr>
<td>BM</td>
<td>Branch if minus</td>
<td>S = 1</td>
</tr>
<tr>
<td>BV</td>
<td>Branch if overflow</td>
<td>V = 1</td>
</tr>
<tr>
<td>BNV</td>
<td>Branch if no overflow</td>
<td>V = 0</td>
</tr>
</tbody>
</table>

### Unsigned compare conditions (A - B)
- BHI: Branch if higher A > B
- BHE: Branch if higher or equal A ≥ B
- BLO: Branch if lower A < B
- BLOE: Branch if lower or equal A ≤ B
- BE: Branch if equal A = B
- BNE: Branch if not equal A ≠ B

### Signed compare conditions (A - B)
- BGT: Branch if greater than A > B
- BGE: Branch if greater or equal A ≥ B
- BLT: Branch if less than A < B
- BLE: Branch if less or equal A ≤ B
- BE: Branch if equal A = B
- BNE: Branch if not equal A ≠ B

---

# SUBROUTINE CALL AND RETURN

**SUBROUTINE CALL**
- Call subroutine
- Jump to subroutine
- Branch to subroutine
- Branch and save return address

Two Most Important Operations are Implied:

* Branch to the beginning of the Subroutine
  - Same as the Branch or Conditional Branch

* Save the Return Address to get the address of the location in the Calling Program upon exit from the Subroutine
  - Locations for storing Return Address:
    - Fixed Location in the subroutine (Memory)
    - Fixed Location in memory
    - In a processor Register
    - In a memory stack
      - most efficient way

```
CALL
SP ← SP - 1
M[SP] ← PC
PC ← EA

RTN
PC ← M[SP]
SP ← SP + 1
```
PROGRAM INTERRUPT:

- The concept of program interrupt is used to handle a variety of problems that arise out of normal program sequence.
- Program interrupt refers to the transfer of program control from a currently running program to another service program as a result of an external or internal generated request. Control returns to the original program after the service program is executed.
- After a program has been interrupted and the service routine been executed, the CPU must return to exactly the same state that it was when the interrupt occurred.
- Only if this happens will the interrupted program be able to resume exactly as if nothing had happened.
- The state of the CPU at the end of the execute cycle (when the interrupt is recognized) is determined from:
  1. The content of the program counter
     2. The content of all processor registers
     3. The content of certain status conditions

- The interrupt facility allows the running program to proceed until the input or output device sets its ready flag. Whenever a flag is set to 1, the computer completes the execution of the instruction in progress and then acknowledges the interrupt.
- The result of this action is that the return address is stored in location 0. The instruction in location 1 is then performed; this initiates a service routine for the input or output transfer. The service routine can be stored in location 1.
- The service routine must have instructions to perform the following tasks:
  1. Save contents of processor registers.
  2. Check which flag is set.
  3. Service the device whose flag is set.
  4. Restore contents of processor registers.
  5. Turn the interrupt facility on.
  6. Return to the running program.
Types of interrupts:
There are three major types of interrupts that cause a break in the normal execution of a program. They can be classified as:

1. External interrupts
2. Internal interrupts
3. Software interrupts

1) External interrupts:
- External interrupts come from input-output (I/O) devices, from a timing device, from a circuit monitoring the power supply, or from any other external source.
- Examples that cause external interrupts are I/O device requesting transfer of data, I/O device finished transfer of data, elapsed time of an event, or power failure. Timeout interrupt may result from a program that is in an endless loop and thus exceeded its time allocation.
- Power failure interrupt may have as its service routine a program that transfers the complete state of the CPU into a nondestructive memory in the few milliseconds before power ceases.
- External interrupts are asynchronous. External interrupts depend on external conditions that are independent of the program being executed at the time.

2) Internal interrupts:
- Internal interrupts arise from illegal or erroneous use of an instruction or data. Internal interrupts are also called traps.
- Examples of interrupts caused by internal error conditions are register overflow, attempt to divide by zero, an invalid operation code, stack overflow, and protection violation. These error conditions usually occur as a result of a premature termination of the instruction execution. The service program that processes the internal interrupt determines the corrective measure to be taken.
- Internal interrupts are synchronous with the program. If the program is rerun, the internal interrupts will occur in the same place each time.

3) Software interrupts:
- A software interrupt is a special call instruction that behaves like an interrupt rather than a subroutine call. It can be used by the programmer to initiate an interrupt procedure at any desired point in the program.
- The most common use of software interrupt is associated with a supervisor call instruction. This instruction provides means for switching from a CPU user mode to the supervisor mode. Certain operations in the computer may be assigned to the supervisor mode only, as for example, a complex input or output transfer procedure. A program written by a user must run in the user mode.
- When an input or output transfer is required, the supervisor mode is requested by means of a supervisor call instruction. This instruction causes a software interrupt that stores the old CPU state and brings in a new PSW that belongs to the supervisor mode.
- The calling program must pass information to the operating system in order to specify the particular task requested.
Reverse Polish Notation (RPN) with appropriate example.

- The postfix RPN notation, referred to as Reverse Polish Notation (RPN), places the operator after the operands.
- The following examples demonstrate the three representations:
  - Infix notation: \( A + B \)
  - Prefix or Polish notation: \( + A B \)
  - Postfix or reverse Polish notation: \( A B + \)
- The reverse Polish notation is in a form suitable for stack manipulation.
  - The expression \( A * B + C * D \) is written in reverse Polish notation as \( A B * C D * + \)
- The conversion from infix notation to reverse Polish notation must take into consideration the operational hierarchy adopted for infix notation.
- This hierarchy dictates that we first perform all arithmetic inside inner parentheses, then inside outer parentheses, and do multiplication and division operations before addition and subtraction operations.

**Evaluation of Arithmetic Expressions**

- Any arithmetic expression can be expressed in parenthesis-free Polish notation, including reverse Polish notation
  - \( (3 * 4) + (5 * 6) \) \( 3 4 * 5 6 * + \)

REFERENCE: