

## VERILOG HDL

<b>Course Code</b>	20SA8754	<b>Year</b>	IV	<b>Semester</b>	
<b>Course Category</b>	Skill advanced course	<b>Branch</b>	ECE	<b>Course Type</b>	LAB
<b>Credits</b>	2	<b>L-T-P</b>	1-0-2	<b>Prerequisites</b>	Digital Circuits
<b>Continuous Internal Evaluation</b>	0	<b>Semester End Evaluation</b>	50	<b>Total Marks</b>	50

### Course Outcomes

Upon successful completion of the course, the student will be able to

<b>CO1</b>	Understand the basics of Hardware Description Languages, Program structure and basic language elements of Verilog ( L2)
<b>CO2</b>	Analyze various Verilog descriptions for Combinational circuits (L4)
<b>CO3</b>	Simulate arithmetic logic circuits using Verilog ( L3)
<b>CO4</b>	Model various Verilog descriptions for Sequential circuits.(L3)
<b>CO5</b>	Make an effective report based on experiments.

### Mapping of course outcomes with Program outcomes (CO/ PO/PSO Matrix)

Note: 1- Weak correlation 2-Medium correlation 3-Strong correlation

\* - Average value indicates course correlation strength with mapped PO

COs	PO 1	PO 2	PO 3	PO 4	PO 5	PO 6	PO 7	PO 8	PO 9	PO1 0	PO1 1	PO1 2	PSO 1	PSO 2
CO1	1				1								1	
CO2		2			2				2				2	
CO3	1				1				2				1	
CO4	3				3				2				3	
CO5										2				
Average * (Rounded to nearest integer)	2	2			2				2	2			2	

### Syllabus

Expt. No.	Contents	Mapped CO
<b>Simulate the internal structure of the following Circuits using VERILOG</b>		
I	Verilog Description for all two input basic gates.	CO1
II	Verilog Description for three/four input Logical operations(two experiments)	CO2
III	Verilog Description for Arithmetic operations(Three experiments)	CO3
IV	Verilog Description for multiplexers using dataflow/behavioural method (two experiments)	CO2
V	Verilog Description for flip-flops	CO4
VI	Verilog Description for ripple counters(two experiments)	CO4

VII	Verilog Description for synchronous counters(two experiments)	CO4
-----	---	-----

❖ **Minimum 10 experiments to be conducted covering all the topics**

<b>Learning Resources:</b>	
<b>Text Books:</b>	
1.	Samir Palnitkar, Verilog HDL, Pearson Education
2.	J. Bhasker, Verilog HDL Synthesis: A Practical Primer
<b>References:</b>	
1.	Stephen Brown and Zvonko Vranesic - Fundamentals of Digital Logic with Verilog, TMH.
<b>e-Resources:</b>	
1.	<a href="https://nptel.ac.in/courses/106/105/106105165/">https://nptel.ac.in/courses/106/105/106105165/</a>